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Abstract
Image bitmaps have been widely used in in-memory ap-
plications, which consume lots of storage space and en-
ergy. Compared with legacy DRAM, non-volatile memories
(NVMs) are suitable for bitmap storage due to the salient
features in capacity and power savings. However, NVMs
suffer from higher latency and energy consumption in
writes compared with reads. Although compressing data in
write accesses to NVMs on-the-fly reduces the bit-writes
in NVMs, existing precise or approximate compression
schemes show limited performance improvements for data
of bitmaps, due to the irregular data patterns and variance
in data. We observe that the data containing bitmaps show
the pixel-level similarity due to the analogous contents in
adjacent pixels. By exploiting the pixel-level similarity, we
propose SimCom, an efficient similarity-aware compression
scheme in hardware layer, to compress data for each write
access on-the-fly. The idea behind SimCom is to compress
continuous similar words into the pairs of base words with
runs. With the aid of domain knowledge of images, SimCom
adaptively selects an appropriate compression mode to
achieve an efficient trade-off between image quality and
memory performance. We implement SimCom on GEM5
with NVMain and evaluate the performance with real-world
workloads. Our results demonstrate that SimCom reduces
33.0%, 34.8% write latency and saves 28.3%, 29.0% energy
than state-of-the-art FPC and BDI with minor quality loss of
3%.
Keywords memory systems, non-volatile memory, approx-
imate computing
1 Introduction
Images have been widely used and stored in large-scale
storage systems. Comparedwith encoded bits, image bitmaps
(also called raster images) contain pixel-level information
(e.g., image features [24, 35]) used by various applications
(e.g., image processing, computer vision, and machine learn-
ing). In order to preserve the pixel-level information for these
applications, images need to be stored as bitmaps in the main
memory [51]. However, the storage of bitmaps demands a
large amount of memory and energy in DRAM. Unlike it,
Non-Volatile Memories (NVMs) are more suitable for bitmap
storage due to the high density, DRAM-scale read latency,
byte-addressability, and near-zero standby power [6]. Using
NVM-based main memory for image-based applications is
promising to improve the efficiency in terms of storage
density and energy consumption, thus improving the overall
system performance.
NVMs offer high-density memory for image bitmaps, and
the writes of bitmaps often cause performance degradation
in NVM systems. NVMs, such as Phase Change Memory
(PCM) and Resistive RAM (ReRAM), suffer from high write
latency and non-negligible write energy consumption [5, 20,
22, 44, 50, 52, 53].
Table 1. The ratios of written data containing image bitmaps.
(The granularity of data in a write access is equal to the cache
block size, e.g., 64 bytes.)
Workloads Ratio Workloads Ratio
jpeg 97.6% 2dconv 99.5%
sobel 99.3% debayer 25.3%
kmeans 27.2% histeq 99.1%
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Figure 1. The compression ratios of data writes containing
image bitmaps using FPC and BDI.
In order to address the write-inefficiency problem, an
intuitive solution is to compress images via software-layer
coding algorithms (e.g., JPEG XR [8] and JPEG [42]) before
writing data into NVMs. Although software-layer image
compression schemes can decrease the image sizes, they
cause high overheads due to the high complexity. Many
image-based applications need to access and manipulate
bitmaps in pixels, thereby being unable to operate on
compressed images. For example, the kernel in the sobel
algorithm [48] is used to read and update the pixels one by
one. Software-layer compression/decompression before each
access to images causes additional latency and decreases the
system performance. Moreover, the intermediate bitmaps
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(decompressed for processing in image-based applications)
still cause lots of writes to NVMs. For these applications,
software-layer compression can generate more writes (i.e.,
compressed images and intermediate bitmaps) compared
with simply storing bitmaps in NVMs. In the meantime, it’s
impractical to implement image compression algorithms in
the hardware layer (e.g., memory controllers) due to the high
complexity and the small data size (e.g., 64 B) in each write
access.
Recent works propose data compression inside the NVM
module controller to reduce the bit-writes for each write
access on-the-fly [7, 14, 28, 30]. These hardware-layer com-
pression schemes partition the data into words. Partitioned
words are compressed in the NVM module controller using
general-purpose data patterns, e.g., frequent patterns in
Frequent Pattern Compression (FPC) [7] and base words
with small deltas in Base Delta Immediate (BDI) [30]. After
compression, compressed data are written to NVMs, thus
efficiently reducing the bit-writes in NVMs. However, for
write accesses of bitmaps, the partitioned words are hard to
match the frequent patterns designed for general applica-
tions or satisfy the narrow value constraint of BDI due to
the large variance, which results in high compression ratios
(compressed data size relative to uncompressed data size).
We evaluate the compression ratios of FPC and BDI using
six image-based workloads (§5.1). The numbers in Table 1
denote the percentage of write accesses to NVMs containing
bitmaps in each workload. The writes of bitmaps account
for a large portion of NVM writes. However, as shown in
Figure 1, the average compression ratios of FPC and BDI are
94.2% and 99.8%, which means most data writes of image
bitmaps obtain poor compression performance and even
become incompressible using precise compression schemes.
Recent research explored the approximate storage for
images, since images tolerate minor inaccuracies [12, 25,
51]. The approximate image storage proposed by Guo
et al. [12] leverages the entropy and error correction re-
quirement differences in the encoded bits of compressed
images. However, the differences don’t exist in raw data
(i.e., bitmaps). Recent works [25, 51] exploit the inter-
block similarity to provide approximate storage for bitmaps.
However, searching for similar data in NVMs during each
write access incurs extra latency and hardware overheads.
Since a large portion of data to be written are approximable
(as shown in Table 1), it is possible to improve the memory
performance by approximately compressing the data on-the-
fly before writing to NVMs. In order to efficiently reduce
the bit-writes of bitmaps in NVM systems, there are two
challenges for data compression.
IrregularData Patterns. Data writes containing bitmaps
are hard to match data patterns in existing compression
schemes. Bitmaps consist of the bits of each pixel, and a
typical pixel consists of 3 bytes (the pixel size can be different
§2.1). Since the pixel size in common bitmaps (e.g., 3 B) is
not the same as the word size in conventional compression
schemes (e.g., 4 B), there is significant variance in partitioned
words. Besides, the value of each word depends on the
contents of bitmaps. Therefore, the partitioned words in
conventional schemes show irregular data patterns, which
lead to poor compression performance.
Bitmap Format Variance. When multiple applications
(or threads) are running on top of NVM systems with
different bitmap formats, write accesses to NVMs contain
different data layouts. In the meantime, the persistence
order is determined by the cache replacement policy, which
is different from the program order [40, 53]. Due to the
reordering, it’s challenging to determine the bitmap format
for each write access. Data compression designed for one
bitmap format may fail in others due to the significant
changes in data patterns.
Bidirectional precision scaling [33] partitions data using
annotated word size and conducts approximate compression
for approximable data. Specifically, it approximately trun-
cates Most Significant Bits (MSB) and Least Significant Bits
(LSB) of error-tolerant data within the accuracy constraint.
However, the pixel value in bitmaps is often stored using the
smallest data type, in which identical MSBs are usually un-
available in bitmaps. Moreover, indiscriminately truncating
LSBs reduces the color depth and causes noticeable quality
degradation.
To address the above two challenges, we propose SimCom,
an efficient similarity-aware compression scheme inside
the NVM module controller, to reduce the bit-writes of
bitmaps into NVMs, thus improving the write performance
and decreasing the energy consumption of NVMs for image-
based applications. For the first challenge, we leverage the
pixel-level similarity in data writes of bitmaps and only
write a base word (the representative word for a group of
continuous similar words) with a run (the number of words
in the group) for each group of continuous similar words,
which eliminates the writes of similar words in NVMs. For
the second challenge, SimCom executes compression modes
in parallel and adaptively selects an efficient compression
mode without programmer annotations on image metadata.
While we use RGB color model to illustrate the compres-
sion for data writes of bitmaps, SimCom can be adapted to
other color models that show the pixel-level similarity (e.g.,
YUV and YCbCr). In addition to images, SimCom also works
for other error-tolerant data, as long as these data consist
of data units of fixed size and similarity exists in adjacent
units, e.g., videos and audio signals.
In SimCom, we make the following contributions:
• Similarity-aware Compression. By leverage the
pixel-level similarity, we develop an efficient approxi-
mate data compression scheme in hardware layer to
reduce the bit-writes of image bitmaps in NVMs on-
the-fly.
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• Adaptiveness.With the domain knowledge of bitmaps,
we propose an adaptive scheme to perform approxi-
mate compression without prior knowledge about data
formats. SimCom eliminates the annotations on the
data types and widths of bitmaps.
• System Implementation.We have implemented the
prototype of SimCom in GEM5 with NVMain and
conducted experiments with read-world workloads
in various domains. Results show that compared
with state-of-the-art works, SimCom achieves average
33.0%, 34.8% write latency reduction and 28.3%, 29.0%
energy savings over FPC and BDI with 3% quality loss.
2 Background and Motivation
2.1 Image Bitmap
StructureOrganization. An image bitmap is a pixel storage
structure containing the bits for each pixel color. The bits of
a pixel color consist of primary colors. A channel in a bitmap
is an image-size array of one primary color in each pixel. A
typical bitmap consists of 3 channels (e.g., red, green, and
blue). For each pixel, the number of bits per channel is 8.
Some bitmaps contain an optional channel, alpha channel,
to store transparency information [9, 32]. We use channel
count (CC) to represent the number of channels in a bitmap
and bits per channel (BPC) to denote the number of bits per
channel.
Quality Metric. Root-mean-square error (RMSE) is an
objective metric to measure the quality of an image, which
accounts for the difference of each pixel compared with a
baseline image. The RMSE of image yˆ with respect to baseline
imagey is calculated using Equation 1.m denotes the number
of pixels in each image. The value of RMSE ranges from 0 to
1 and the lower value is better performance. We use RMSE
to measure the output quality of relaxed images like prior
works [33, 48].
RMSE =
√
1
m
∑
m−1
i=0 (yi − yˆi )2 (1)
2.2 Bit-write Reduction in NVMs
To address the high latency and energy consumption in write
operations, bit-write reduction techniques are widely used
in NVM-based main memory [4, 7, 13, 28–30, 43, 47, 50].
Related schemes include data encoding [4, 16, 47], data
compression [7, 13, 30], and their combinations [28, 29,
43]. Before writing data into NVMs, compression schemes
decrease the size of data to be written by data compression.
Compressed data are decompressed for read accesses. Data
encoding schemes are used to reduce the bit flips in write
operations. Encoding technologies can be leveraged to
encode the compressed data for energy efficiency [28] and
lifetime improvement [43].
Memory 
Controller
SimCom
A B C D
Last Level Cache
... ...82 81 6F 83 81 70 83 81 70 83 84 6C
Write Access 
82 81 6F 83 81 70 83 81 70 83 84 6C... ...
DataTag
CPU NVM
NVM Array
... 82 81 6F 4 ...
Figure 2. An example of leveraging pixel-level similarity to
compress data writes.
2.3 Approximate Storage
Approximate storage leverages the error-tolerance of ap-
proximable data to slightly relax the accuracy constraints
for improvement in performance, data density, lifetime, and
energy efficiency. Approximable data are interpreted as the
data tolerating minor inaccuracies, which are represented as
image bitmaps in the context of this paper. For error-tolerant
applications, typical approximation consists of three steps:
identification of approximable data, approximate techniques,
and quality control. Before execution, error-tolerant data
should be separated from raw application data, which is
accomplished by programmer annotations [23, 25, 26, 34, 37,
38] and domain knowledge [12, 17]. For error-tolerant data,
traditional guarantees for accuracy in the storage systems
are relaxed for gains in memory performance and efficiency.
Existing approximate techniques include decreasing refresh
rate [23] and lowering voltage [10] in DRAM, using worn
blocks and skipping program-and-verify iterations in Multi-
Level Cell (MLC) PCM [39], associating similar cache blocks
with the same tag entry [25, 26], and utilizing selective
error correction code [12, 17]. Given accuracy constraints,
in order to obtain the results, we need to select appropriate
approximation parameters [26, 51] to achieve suitable trade-
off between output quality and performance. The parameters
can be inferred dynamically by monitoring the intermediate
results [1, 36], using the input features [41], and tuning with
canary inputs [19, 45].
2.4 Pixel-level Similarity
Pixel-level similarity is interpreted as the similarity of words
in the data of a write access to NVMs. Instead of fixed 4-byte
word size, the data in SimCom are partitioned at pixel-level
granularity (e.g., 3 bytes for RGB format, more details are
available in §3.3). In a bitmap, each pixel describes the color
of a tiny point of the image. Hence, adjacent pixels tend to
have similar contents. As shown in Figure 2, the contents
of adjacent pixels A, B, C, and D are similar. For the storage
of an image bitmap, the contents usually are mapped to a
continuous region inmemory and have continuous addresses
in the address space. When a write access of bitmap is issued
to NVM module and we partition the data at the boundaries
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of pixels, partitioned words are possible to be similar due
to the analogous contents in adjacent pixels. This paper
proposes to leverage the pixel-level similarity in data for
approximate compression, thus reducing the data size and
improving the memory performance.
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Figure 3. The ratios of continuous similar words in
approximable data with different error thresholds.
We have conducted experiments to verify the pixel-level
similarity inwrite accesses to NVMs by recording continuous
similar words in approximable data, i.e., data containing
image bitmaps. The similarity metric is described in §3.2.
Approximable data is partitioned at the pixel boundaries (it
is possible to not partition at the boundaries, more details
in §3.3). In order to present a conservative estimation of
pixel-level similarity in data writes, we filter out the bytes
that do not form complete pixels. Error thresholds range
from 0% (precise) to 100% (maximal approximation), which
denotes approximation degrees. Continuous similar words
are interpreted as a group of sequential words, in which any
two words are similar. The details of experimental settings
are described in §5.1. Figure 3 shows the percentage of
continuous similar words in approximable data with different
error thresholds. When we increase the error threshold, the
ratio of continuous similar words increases up to 82.8% on
average.
The pixel-level similarity is common in bitmaps due to
two reasons: (1) The changes in the contents of images are
generally slight. For example, most backgrounds of images
consist of similar colors and lack of abrupt changes. (2)
The resolution of images is high. With higher resolution
for advanced sensors and application requirements, the
number of pixels corresponding to one item increases and
the difference between two adjacent pixels decreases. The
common similarity of pixels in images offers the opportunity
for approximate compression.
It is worth noting that even when the error threshold is
0%, the ratio of continuous similar words is still more than
4.5% and up to 46.5%. The substantial similarity in images
motivates us to exploit the pixel-level similarity for more
bit-write reduction in NVMs.
3 Similarity-aware Data Compression
3.1 Design Overview
For NVM systems, image-based applications incur many
incompressible writes to NVMs, which result in high write
Precise
Compression Logic
Quality 
Table
Decompression 
Logic
Memory ControllerCPU
NVM module 
controller
Write Controller Read Controller
Write Buffer Read Buffer
Last level cache and cores
Compressible bit
NVM module
NVM Array
Approximable bit
Adaptive Approximate
Compression Logic
Figure 4. The architecture overview of SimCom.
latency and energy consumption. SimCom achieves high
compression performance via the pixel-level similarity in
data writes. The efficient approximate compression reduces
the data size and improves the memory performance in NVM
systems.
Figure 4 shows the hardware architecture overview of
SimCom. Specifically, Adaptive Approximate Compression
Logic and Decompression Logic respectively implement the
compression and decompression schemes of SimCom. Qual-
ity Table is an on-chip cache [34, 51], which stores the start
and end addresses of memory regions with Approximation
Factor as AF (i.e., approximation degrees) for images. These
addresses and AF are specified through programmer annota-
tions [26, 34, 37, 38] and transported to Quality Table via ISA
extensions [10]. An approximable bit in a tag entry indicates
the precision of data blocks in caches [10, 26].
In a write access, we assume approximable data are
indicated by approximable bits like prior works [10, 26]. For
approximable data, Adaptive Approximate Compression Logic
finds continuous similar words and compresses them into
base words and runs. For precise data, i.e., data containing
any data except for bitmaps, Precise Compression Logic uses
existing precise compression schemes instead (e.g., FPC [7]).
In a read access, compressed data indicated by compress-
ible bits are decompressed in Decompression Logic before
responding to requests. In the decompression stage, if the
approximable bit is set to 1, the approximate decompression
is used; otherwise, the precise decompression is used.
3.2 Similarity Metric
We use normalized difference between two partitioned words
to quantify the similarity. Only if the normalized difference is
smaller than AF, two words are considered to be similar. The
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normalized difference between words p and q is calculated
using Equation 2.
normDi f f =
max{|p[i] − q[i]|}
maxValue
, i ∈ [0,CC) (2)
The difference between words p and q is normalized to the
maximal value of per channel for a pixel (maxValue), which
is determined by BPC. When BPC is 8,maxValue is 255.
3.3 Uniform Data Partition
In order to efficiently compress the data writes, we need
to partition the data without decreasing the similarity in
bitmaps. The intuitive solution is to partition the data at
the pixel boundaries whereby the partitioned words would
be similar, since these words correspond to adjacent pixels
in bitmaps. However, how to identify pixel boundaries in
data becomes a new challenge. We can’t figure out the
positions of pixel boundaries without additional context
information, such as the offset of the data in bitmaps
and the corresponding bitmap format. A straightforward
solution is to allocate each pixel with a fixed alignment
(the alignment should be a factor of the data write size, e.g.,
4 B), thus enabling fixed pixel boundary positions in data.
However, when the actual pixel size (e.g., 3 B) mismatches
the alignment, it significantly decreases storage density and
wastes storage space.
In order to preserve the similarity in partitioned words
with low overheads, we propose a uniform scheme to
partition the data in a write access. Due to the pixel-level
similarity, the data form an approximate periodic cycle of
the pixel size. Therefore, we advocate partitioning at the
granularity of pixel size and leave the possible remaining
bytes (when the data size isn’t a multiple of the pixel size) at
the end as a partial word, called remainder. For example, if
the pixel size is 3 bytes and the data write size is 64 bytes, data
are divided into 21 words of 3 bytes and 1 partial word of 1
byte. As shown in Figure 6, though the partitioned positions
are not pixel boundaries, the words containing data from
adjacent pixels are similar due to the periodic cycle.
3.4 Search for Continuous Similar Words
Since continuous similar words require that any two words
are similar (§2.4), the time complexity to get a group of exact
continuous similar words is O(n2) (n denotes the number
of words). The high time complexity incurs high latency
and hardware overhead to accurately find out all continuous
similar words in a write access.
In order to alleviate the cost of searching similar words
during compression, we propose to approximately search for
continuous similar words. Specifically, we slightly relaxed
the requirements for each group of continuous similar words.
The words in relaxed continuous similar words are only
required to be similar to the base word (for simplicity, we use
continuous similar words to represent relaxed continuous
similar words in the following text unless specified). The
accuracy of approximate search is still constrained by the AF.
The reason is that even with the approximation in search,
the normalized difference threshold for each group is only
2AF.
Though the appropriate candidate of base word for a group
of similar words is the average, we take the first word as
the base word for two reasons (in the following text, we use
base word and base interchangeably): (1) Taking the first
word as the base simplifies the compression logic; (2) Due
to the selection of the first word as a base, the compression
performance loss is slight.
With the relaxation in similarity and selection of the base
for continuous similar words, the time complexity of getting
continuous similar words decreases toO(n), which efficiently
decreases the complexity of compression logic and improves
the compression performance.
3.5 Compression-aware NVMs
Uncompressed data
   Uniform partition
Word-PU
  Set the first word as the base
Norm Diff > AF? Reach last word?
N
N  Write (base, run), 
update base & run
  Write 
(base, run)
  Update run
Remainder-PU
Compressed data
  Set metadata
Y Y
Y
N
Processing each word
Processing remainder
Remainder 
exists?
Figure 5. The workflow of approximate compression.
Write: If the approximable bit of a write access is set
to 1, approximate compression is used. Figure 5 illustrates
the workflow of approximate compression for incoming
data. After uniformly partitioning the data into words and
possible remainder 1 , SimCom sets the first word as the
initial base 2 . The Word Processing Unit (Word-PU ) uses
Equation 2 to calculate the normalized difference between
the base and rest words. If the normalized difference is larger
than the AF, current values of base and run are written into
compressed data. Current word is set as the new base and
the run is reset to 0 3 . If the normalized difference is no
larger than the threshold, SimCom only increases the run
by one 4 . After processing each word, SimCom records
the last pair of base and run in the compressed data 5 .
When the remainder is available in the current partition,
the Remainder Processing Unit (Remainder-PU ) obtains the
normalized difference between the remainder and the last
base using Equation 2 with the CC substituted by the number
of channels in the remainder. If the normalized difference is
larger than theAF, SimComwrites the remainder and sets the
Most Significant Bit (MSB) of the run, called remainder bit,
to indicate the existence of the remainder in the compressed
data. SimCom uses the first byte of compressed data to
record the number of bases 6 . If the approximable bit is
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reset to 0, existing precise compression schemes (e.g., FPC)
are used. For both approximate and precise compression, if
compressed data size is smaller than that of original data,
SimCom writes compressed data and sets the compressible
bit to 1; otherwise, SimCom writes uncompressed data and
resets the compressible bit to 0.
Read: If both the compressible bit and the approximable
bit are set to 1, approximate decompression is used to
reconstruct the stored data. Specifically, for each pair of
base and run in compressed data, the base is used to
fill in the decompressed data multiple times according to
the run. The remainder bit is checked: if set to 1, the
remainder in the compressed data is used to complement the
decompressed data; otherwise, the last base is used. If only
the compressible bit is 1, compressed data are reconstructed
by the inverse procedure of precise compression (e.g., FPC).
If the compressible bit is 0, the data would bypass the
decompression procedure and respond to read accesses.
Before compression:
size: 16 B
8F81 6F 83826F81 81 70 83 81 70 83 84 6C 85Uniform partition:
After compression:
After decompression:
the num of bases
base remainder
82 81 6F 82 81 6F 82 81 6F 82 81 6F6F81 82 8F
82 81 6F 83 81 70 83 81 70 83 84 6C6F81 85 8F
6F 82 85 8F811
Partial word
Full word
Pixel A Pixel B Pixel C Pixel D
Saved Space
10 B
remainder bit
1 b
run
7 b
0 0 0 1 0 101
Figure 6. An example of approximate compression and
decompression scheme. (AF = 0.05)
Figure 6 shows an example of approximate compres-
sion/decompression for data writes of 16 bytes. Although the
partitioned positions aren’t boundaries among pixels A, B,
C, and D, partitioned words show pixel-level similarity and
form a group of continuous similar words with a remainder
of one byte. By default, the first word in similar words
is selected as the base. In this example, the normalized
difference between the remainder and the base exceeds AF.
Therefore, the remainder is placed at the end of compressed
data and the remainder bit of last run is 1. After compression,
the data size is reduced by 10 bytes. During decompression,
the base is used to fill in similar words (i.e., the shadowed
bytes in the figure).
4 Adaptive Approximate Compression
In order to handle different bitmap formats in the com-
pression/decompression logic, the approximate compression
proposed in §3 requires extra metadata including CC and
BPC. Though it’s possible to annotate the metadata to
be stored in cache tags [26] or address table in memory
controllers [33, 34], these techniques cause additional over-
heads and programmer annotations. Moreover, users need to
confirm the bitmap formats and annotate these metadata
before execution. Hence, in this section, we propose to
leverage the image characteristics and adaptively select the
appropriate mode for data compression without additional
programmer annotations.
4.1 Adaptive Compression Scheme
1) Why use predefined compression modes for different
image formats? The images generally include grayscale
and color images. Grayscale images contain only one channel
and the color images in RGB color space consist of red, green,
blue, as well as the optional alpha channel. In other color
spaces (e.g., YUV), similar components (e.g., one luminance
channel and two chrominance channels) exist. The BPC in
common images is 8 bits representing 256 levels in each
channel. 24 bits per pixel (3C1B) represent more than 16
million colors, while the number of colors discriminated by
the human eye is up to 10 million [18, 21]. For applications
processing HD (high-definition) images, 16 bits per channel
is enough to encode the necessary colors. Therefore, we
propose to use six compression modes to handle different
image formats. The options for CC are 1 (e.g., grayscale), 3
(e.g., RGB), and 4 (e.g., RGB with the alpha channel) and the
options for BPC are 8 and 16.
Uncompressed Data
1C1B 3C1B 4C1B 1C2B 3C2B 4C2B
Mode Selector
Compressed Data
Mean difference &
compressed data
Compressed data
Quality 
Table
AF
Figure 7. Adaptive compression scheme overview. (The
two integers in each compression mode denote the number
of channels and the bytes per channel.)
2) How to determine the suitable compression mode
for a write access? A straightforward approach is to sample
some write accesses for an efficient compression mode to
be applied on later NVM writes. Sampling works when
all write accesses have regular pattern formats (e.g., all
applications using one bitmap format). However, sampling
often fails when data writes have random pattern formats
(e.g., applications using different bitmap formats are run-
ning in an NVM system). Instead of sampling, SimCom
performs six compression modes in parallel and selects
the compression mode with the minimal mean difference.
Mean difference indicates the average difference between
every two adjacent words in data. We observe that the
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mean difference of the right compression mode (i.e., the
mode matching the bitmap format) is minimal, which makes
sense due to the pixel-level similarity. Figure 7 shows the
overview of adaptive compression scheme used in SimCom.
Six compression modes with different CC and BPC process
data in parallel. Mode Selector first selects the mode with
the minimal mean difference. If multiple modes have the
minimal mean difference, Mode Selector chooses the one
with the minimal compressed data size. For the simplicity of
compression logic, SimCom reuses the normalized difference
between each word and the base as the difference between
adjacent words. Due to the error-tolerance of application
and the similarity between words and their bases, the reuse
of normalized difference is acceptable. The experimental
evaluation in §5 verifies the correctness of mode selection
and result reuse.
4.2 Metadata Management
There are two classes of metadata in SimCom. The first-
class metadata are used for approximately compressed data
in SimCom including the choice of compression mode, the
number of bases, and one remainder bit. When using 1C1B
compression mode, each pair of base and run occupy 2
bytes. Therefore, there are no more than 32 pairs of base and
run in compressed data with 64-byte write data granularity.
For other compression modes, the number of bases in the
compressed data is smaller. As a result, we only use 5 bits
to record the number of bases. SimCom uses the first byte
of the compressed data as metadata. The highest 3 bits of
metadata are used to encode the choice of compression mode
and the rest 5 bits for the number of bases in the compressed
data. As described in §3.5, the MSB of the last run is used
as the remainder bit to indicate if a remainder exists in the
compressed data. Hence, the first-class metadata are stored
in compressed data. The second-class metadata are used
for approximate compression including one approximable
bit and one compressible bit (§3.1). SimCom stores the
approximable and compressible bits in a separate region in
NVMs like prior works [7, 26, 30, 33]. However, the two bits
can be packed into compressed data to reduce NVM accesses
and improve memory bandwidth like recent works [14, 49].
5 Performance Evaluation
5.1 Experimental Setting
We implement SimCom in GEM5 [3] with NVMain [31].
The system configurations of GEM5 and NVMain are listed
in Table 2. Since SimCom focuses on data compression
and is orthogonal to the underlying memory model, we
simply use a First Ready First Come First Serve (FRFCFS)
memory controller to serve NVM accesses. We evaluate
the performance with six image-based workloads, i.e., jpeg,
sobel, and kmeans from AxBench [48] and 2dconv, debayer,
and histeq from PERFECT [2]. These workloads are selected
Table 2. System configurations.
Processor
CPU 1 core, X86-64 processor, 2 GHz
L1 I/D cache 32 KB, 2 ways, LRU
L2 cache 1024 KB, 8 ways, LRU
Cache block size 64 B
Main Memory using PCM
Memory controller FCFRFS
Read/Write latency 120 ns/150 ns
Memory organization 4 GB, 8 B write unit size
for various domains, jpeg for compression, sobel, 2dconv,
debayer, and histeq for image processing, and kmeans for
machine learning. The ratios of approximable data in these
workloads are shown in Table 1. As suggested in [48], we
use RMSE (§2.1) as the metric to measure the output error
(i.e., the quality of output image) compared with the precise
compression result. The input images come from Kodak
dataset [11]. The output errors are reported using the average
RMSE of 6 images. Before running these workloads, wewarm
up the system with 100 million instructions.
We have evaluated the following compression schemes
(FNW [4] is used to further reduce bit-flips in all schemes):
• FPC: FPC [7] exploits the general frequent patterns and
compresses the matched words with short prefix bits.
For fair comparisons, we enhance this scheme by adding
approximation. Specifically, when the difference between
a partitioned word and a relaxed word matching a frequent
pattern is within the error constraint, the pattern is used
to compress the word.
• BDI: BDI [30] leverages the narrow value characteristics
of array and compresses cache block data into bases with
small deltas. This scheme is an approximate version of
BDI [30]. It relaxes narrow value constraint and com-
presses the words that slightly overflow the delta limit.
• BiScaling: This scheme uses bidirectional precision scal-
ing to approximately compress the data to be written [33].
• ApproxCom: This is our proposed scheme that leverages
the pixel-level similarity for approximate compression.
• SimCom: This is our proposed scheme leveraging pixel-
level similarity and adaptive compression (i.e., ApproxCom
+ adaptive compression), which eliminates the annotations
on data formats used in BiScaling and ApproxCom.
Since BiScaling, ApproxCom, and SimCom focus on approxi-
mate compression on approximable data, we use precise FPC
to compress precise data in these schemes.
We leverage programmer annotations [37, 38] and ISA
extensions [10] to deliver necessary information into storage
systems like prior works [10, 25, 26, 34]. Programmer
annotations are mature techniques and widely used in
approximate storage systems [10, 25, 26, 34, 38]. We use pro-
grammer annotations to annotate bitmaps as approximable
data in workloads. Through ISA extensions, write accesses
with approximable data are identified and processed by
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Figure 8. The performance of jpeg: bit-write ratio, write latency, energy consumption with various output errors.
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Figure 9. The performance of sobel: bit-write ratio, write latency, energy consumption with various output errors.
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Figure 10. The performance of kmeans: bit-write ratio, write latency, energy consumption with various output errors.
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Figure 11. The performance of 2dconv: bit-write ratio, write latency, energy consumption with various output errors.
approximate compression logics. Table 3 shows the required
annotations for all compression schemes.
5.2 Quality Efficiency
Figures 8-13 show the the memory performance improve-
ment in terms of bit-write reduction, write latency, and
energy consumption with various output errors. During our
experiments, we observe serious quality degeneration when
the output error approaches to 10%. Therefore, we only plot
the curves with output errors under 10%.
Bit-write Reduction. Figures 8(a)-13(a) show the bit-
write reduction with different output errors. The bit-write
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Figure 12. The performance of debayer: bit-write ratio, write latency, energy consumption with various output errors.
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Figure 13. The performance of histeq: bit-write ratio, write latency, energy consumption with various output errors.
Table 3. The annotation requirements in compression
schemes. (✓: require the annotation; ✗: no requirements for
the annotation.)
Schemes ApproximationFactor (AF)
Channel
Count (CC)
Bits Per
Channel (BPC)
FPC ✓ ✗ ✗
BDI ✓ ✗ ✗
BiScaling ✓ ✗ ✓
ApproxCom ✓ ✓ ✓
SimCom ✓ ✗ ✗
ratio denotes the percentage of bit-write after compression
and FNW. A lower bit-write ratio implies a higher NVM
performance improvement. With the increase of output
errors, the bit-write ratios in all approximate compression
schemes decrease. Due to the efficiency of pixel-level sim-
ilarity, ApproxCom and SimCom generate less bit-writes
than other approximate compression schemes with most
output errors. SimCom achieves 8.6%/10.3%/8.3% lower bit-
write ratios on average than FPC/BDI/BiScaling with the
same output error of 3% (the same constraint following [33]).
When the output error increases to 5%, the average decreases
of bit-write ratios become 9.2%/11.1%/8.5%. In kmeans and
debayer, the benefits of approximation decrease due to the
smaller ratios of approximable data than other workloads,
as shown in Table 1. Due to the flexibility of adaptive
compression, SimCom obtains slightly lower bit-write ratios
than ApproxCom.
Write Latency. Figures 8(b)-13(b) show the write latency
with different output errors. Due to the electric current
constraint in NVMs, the write operation is divided into
several serial write units [4, 50]. Therefore, the write latency
mainly depends on the data size. Compared with precise
FPC and precise BDI, SimCom gains average write latency
reduction of 33.0% and 34.8% subject to 3% output error.
When the constraint of quality loss is relaxed to 5%, the
average reduction of write latency become 38.2% and 40.0%.
For approximate compression schemes, the superiority of
SimCom in terms of bit-write ratio turns into the benefits
in write latency. Under 3% and 5% quality loss, SimCom
achieves average 21.5%/28.2%/30.3% and 24.0%/30.1%/31.6%
write latency reduction compared with FPC/BDI/BiScaling,
respectively.
Energy Consumption. Figures 8(c)-13(c) show the en-
ergy consumption with various quality loss. Since the energy
consumed in the programming process is the main fraction
in total energy consumption of NVMs [28], the number of bit-
writes determines the energy consumption. By decreasing
only 3% output quality, SimCom obtains 28.3% and 29.0%
energy savings than precise FPC and precise BDI. The
average energy savings become 34.7% and 35.2% when
the quality loss constraint is 5%. Compared with approx-
imate compression schemes, SimCom reduces the consumed
energy by 19.1%/23.0%/21.6% and 22.4%/26.3%/24.0% than
FPC/BDI/BiScaling with 3% and 5% quality loss, respectively.
5.3 Breakdown of Bit-write Reduction
In order to evaluate the contribution of different techniques
(i.e., precise compression for precise data, approximate com-
pression for approximable data, and FNW for compressed
data) in all evaluated schemes, we record the bit-write
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reduction from each technique and present the results in
Figures 14(a)-14(b). We set the output error constraints as
3% [33] and 5% (aggressive approximation) for evaluation.
As shown in Figures 14(a)-14(b), SimCom gains the largest
bit-write reduction from the approximate compression for
error-tolerant data, thus obtaining the advantage of bit-write
reduction over other schemes. Though the percentages of
precise data are large in debayer and histeq, the precise com-
pression performance is poor due to the pattern mismatch
and irregular data types in these workloads, thus resulting
in the inefficiency of precise compression (i.e., FPC and BDI).
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Figure 14. Breakdown of bit-writes reduction with various
output error.
5.4 Output Quality
Figures 15-20 show the output images subject to output
error constraint of 3% with the original images from precise
computation [33]. Under 3% quality loss, the visual difference
between relaxed output images and original images is
slight. The selection of error constraint may be different in
applications, which requires the knowledge on the accuracy
requirements of applications. For the applications with
high endurance for noises in input data, such as feature
extraction and machine learning, the error constraint can
be set relatively larger than the applications requiring
high accuracy. Due to the difference in image processing
algorithms, the AF for a specific output error constraint
varies in different workloads. A practical way to determine
the AF is to search the suitable AF using small canary inputs
and leverage the inferred AF on full size inputs [19, 45].
(a) original output (b) output error < 3%
Figure 15. Output quality of jpeg.
(a) original output (b) output error < 3%
Figure 16. Output quality of sobel.
(a) original output (b) output error < 3%
Figure 17. Output quality of kmeans.
(a) original output (b) output error < 3%
Figure 18. Output quality of 2dconv.
(a) original output (b) output error < 3%
Figure 19. Output quality of debayer.
(a) original output (b) output error < 3%
Figure 20. Output quality of histeq.
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Figure 21. The bit-write ratio in jpeg with bitmaps of
different formats. (A bitmap format of (m, n) indicates CC =
m and BPC = n.)
5.5 Adaptability for Bitmap Format Variance
In order to verify the adaptability of SimCom, we evaluate
the jpeg workload with input images of different formats.
As shown in Figure 21, SimCom achieves comparable bit-
write ratios to those of ApproxCom (within 1%). Without
annotations on bitmap formats, SimCom is able to infer the
data types according to the mean difference (§4.1) among
data. The pixel-level similarity in data guarantees that the
right compression mode (§4) tends to obtain the minimal
mean difference.
Table 4. Statistics for the Mode Selector in SimCom with
output error < 3%. (The two integers in bitmap formats denote
CC and BPC, respectively.)
Mode Ratio (%) Bitmap Formats(1, 8) (3, 8) (4, 8) (1, 16) (2, 16) (4, 16)
1C1B 82.4 47.2 0.6 0.2 0.2 0.2
3C1B 0.2 34.1 0 0 0 0
4C1B 0.1 0.4 96.9 0 0 0
1C2B 15.3 7.4 0 98.5 58.3 1.0
3C2B 0 7.1 0 0.2 38.5 0
4C2B 0.1 0.1 2.2 0.6 1.6 97.9
Incompressible 1.9 3.7 0.3 0.5 1.4 0.9
An interesting point is that SimCom obtains slightly
lower bit-write ratios when CC is 3 (e.g., bitmap formats
of (3, 8) and (3, 16) when the output error threshold is 3%
and 5%, respectively) otherwise marginally higher bit-write
ratios than ApproxCom. Since the Mode Selector selects
the compression mode with minimal mean difference, it is
possible to select a compression mode with slightly smaller
mean difference but much larger compressed data size than
the right compression mode. The conservative strategy used
in SimCom brings minor performance decrease, as shown in
Figure 21. We record the selection of mode inside the Mode
Selector of SimCom. Table 4 shows SimCom is able to obtain
the right compression mode in most cases (the numbers in
boldface). However, when CC is 3, theMode Selector possibly
chooses the mode in which CC is 1. The reason is that when
the values of three channels in a pixel are identical, e.g., pixels
of white color and grayscale images stored in RGB formats,
a compression mode with one channel can achieve the same
mean difference with smaller compressed data size than the
right compression mode. Therefore, SimCom achieves the
adaptiveness in the mode selection and low bit-write ratios
for various bitmap formats.
5.6 Discussion
ThePrinciple ofApproximateCompressionMode.There
are six available compression modes in SimCom. Compres-
sion modes with other CCs and BPCs can be added into
SimCom like existing modes. For images with BPC > 16, an
alternative approach is to downscale the precision to fit the
images for predefined compression modes in SimCom. Due
to the error-tolerance in images, slight precision downscaling
of images with large BPC would not cause significant quality
loss.
Hardware Overhead of SimCom. The majority of hard-
ware overhead of SimCom comes from the parallel execution
using six approximate compression logics, which can be
optimized by reusing the logic. In this case, six compression
modes are executed one by one in the compression logic,
which trades the compression speed for the hardware
efficiency.
Architecture Support for SimCom. In the current
testbed, SimCom requires architecture support (i.e., mi-
croarchitecture modifications and ISA extensions) like prior
works [10, 25, 26, 34] to identify write accesses with approx-
imable data, which are widely-used techniques in approx-
imate storage systems [10, 25, 26, 34, 37, 38]. For image-
based applications (e.g., machine learning and computer
vision), memory performance and energy efficiency are
important for entire system performance. In addition, these
applications are generally tolerant for minor errors. More-
over, power consumption is constrained in specific platforms
(e.g., smartphones and embedded devices). Therefore, it is
meaningful to provide architecture support for approximate
storage systems. With architecture support like Truffle [10],
SimCom only requires small hardware changes in the NVM
module controller. In the meantime, it’s possible to deliver
accuracy requirements via software interfaces without ISA
extensions [23, 33, 51]. Through the interfaces, approximable
data are stored in a separate memory region. Read or write
accesses to the region can be identified by memory addresses,
thus mitigating requirements for architecture support.
6 Related Work
Data Compression in NVMs. Data compression schemes
compress data to reduce the bits written to NVMs. FPC [7]
uses static data patterns to compress frequent patterns
into short prefix bits with remaining bits. However, the
data patterns optimized for the generalization in various
applications don’t match bitmaps, resulting in poor compres-
sion performance for image-based applications. BDI [30]
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leverages the characteristics of narrow values in arrays to
encode each word using bases with small deltas. As shown in
§5, it’s difficult for bitmaps to satisfy the constraints of FPC
or BDI even with approximation. Different from FPC and
BDI, SimCom leverages the pixel-level similarity in bitmaps
and efficiently trades slight output quality for performance
improvement.
Approximate Image Storage. To address the challenge
of massive image collections, several approximation ap-
proaches are proposed to improve the efficiency of image
storage. A biased MLC write scheme [12, 17] is used to
balance the drift andwrite errors inMLC PCM. Selective ECC
is applied on images according to the importance of encoded
bits [12]. Progressively encoding scheme can improve the
read performance of images [46]. However, these schemes
are established based on the significant entropy differences in
encoded image bits, which don’t exist in bitmaps. Therefore,
encoded image approximation is inefficient for the writes of
bitmaps in NVMs. Recent work [51] proposes to selectively
write pixels in approximate window by writing soft bits
in MLC STT-MRAM main memory. The approximation is
efficient when loading entire images from disks to MLC
STT-MRAM. However, it is limited to MLC STT-MRAM and
needs searching for similar contents in other memory blocks,
which leverages inter-block similarity and leads to additional
hardware overheads and latency when writing data from
cache to NVMs.
Approximate Cache & Main Memory. The accesses
to memory can be served with predicted values according
to previous data patterns [27]. Doppelgänger associates
similar data blocks with a single tag entry [26]. Bunker
cache leverages the spatial-value similarity and maps similar
data blocks to an identical cache entry [25]. The inter-block
similarity used in the above caches is orthogonal to the
pixel-level similarity of our work. Flikker reduces the refresh
rates of DRAM portion containing error-tolerant data [23].
Bidirectional precision scaling is proposed to compress the
data to be written to DRAM [33]. However, indiscriminately
reducing the precision of all data can significantly decrease
the image quality. Unlike them, SimCom exploits the pixel-
level similarity in bitmaps and efficiently reduce the write
of similar words in NVMs with minor quality loss.
7 Conclusion
Bit-write reduction in NVM is important for the performance
of NVM-based main memory. By exploiting the error-
tolerance and similarity in bitmaps, SimCom efficiently
reduces the writes of similar words in write accesses to
NVMs on-the-fly. Due to the flexibility and efficiency of
approximate compression, SimCom delivers higher perfor-
mance than state-of-the-art compression schemes with slight
programmer annotations.
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